In the Claims

5

This listing of claims will replace all prior versions and listings of claims in the application:

- 1 1. (Currently Amended) A system, comprising:
- 2 a processor that executes an algorithm;
- a hardware unit that comprises one or more physical resources;

 and
- 5 abstraction layer implemented by said processor that 6 facilitates communication between the algorithm and the hardware unit through the use of a plurality of functions 7 and that creates a reference to a logical resource that 8 is associated with a corresponding physical resource, the 9 10 plurality of functions comprise command functions that request and grant the an identifier to the algorithm 11 including a command function that branches to a function 12 13 that is optimized for the configured settings of the 14 logical resource based upon the a vector table that associates the reference to a logical resource with a 15 16 memory location of the function that is optimized, and wherein each logical resource is associated with at least one 17 18 state that represents the most recently private configured settings of the logical resource. 19
 - 1 2. (Original) The system of claim 1 wherein the reference 2 comprises a pointer to the logical resource.
 - 1 3. (Original) The system of claim 1 wherein the plurality of functions are selected from the group consisting of command functions that request and grant the identifier to the algorithm, configuration functions that pre-compute and store register values

and algorithm settings, synchronization functions that align the

- 6 logical resource with the physical resource, and a combination
- 7 thereof.
 - 4. (Canceled)
- 1 5. (Previously Presented) The system of claim 1 wherein the
- 2 command functions comprise a function that monitors the physical
- 3 resources and updates a corresponding vector table that associates
- 4 the reference to a logical resource with a memory location of
- 5 function optimized for a current operation.
- 1 6. (Previously Presented) The system of claim 1 wherein the
- 2 command functions comprise a function that does not write to a
- 3 register associated with the physical resource if a previous use of
- 4 the physical resource has left the register in a state compatible
- 5 with a current operation.
 - 7. (Canceled)
- 1 8. (Previously Presented) The system of claim 1 wherein the
- 2 function that branches and the function that is optimized for the
- 3 configured settings comprise functions with identical function
- 4 signatures.
 - 9. (Canceled)
- 1 10. (Currently Amended) A system, comprising:
- 2 a processor that executes an algorithm;
- a hardware unit that comprises one or more physical resources;
- 4 an abstraction layer implemented by said processor that
- 5 facilitates communication between the algorithm and the
- 6 hardware unit through the use of a plurality of functions

and that creates a reference to a logical resource that is associated with a corresponding physical resource, wherein the plurality of functions are selected from the group comprise comprising configuration functions that pre-compute and store register values and system state settings, and wherein the configuration functions comprise a function that selects and stores an address of a function that is optimized for a current operation; and wherein each logical resource is associated with at least one private state that represents the most recently configured settings of the logical resource.

1 11. (Currently Amended) A method for achieving high-performance 2 hardware abstraction, comprising:

creating a reference to a logical resource that is associated
 with a corresponding physical resource;

associating with the logical resource one or more private states that represents the most recently configured settings of the logical resource; and

executing a plurality of functions that facilitate communication between the physical resource and an algorithm, wherein the plurality of functions comprise command functions that request and grant the an identifier to the algorithm including a function that branches to a function that is optimized for the configured settings based upon the a vector table that associates the reference to a logical resource with a memory location of the function that is optimized.

1 12. (Original) The method of claim 11 wherein the reference 2 comprises a pointer to the logical resource.

- 1 13. (Original) The method of claim 11 wherein the plurality of
- 2 functions are selected from the group consisting of command
- 3 functions that request and grant the an identifier to the
- 4 algorithm, configuration functions that pre-compute and store
- 5 register values and algorithm settings, synchronization functions
- 6 that align the logical resource with the physical resource, and a
- 7 combination thereof.

14. (Canceled)

- 1 15. (Previously Presented) The method of claim 11 wherein the
- 2 command functions comprise a function that monitors the physical
- 3 resources and updates a corresponding vector table that associates
- 4 the reference to a logical resource with a memory location of
- 5 function optimized for a current operation.
- 1 16. (Previously Presented) The method of claim 11 wherein the
- 2 command functions comprise a function that does not write to a
- 3 register associated with the physical resource if a previous use of
- 4 the physical resource has left the register in a state compatible
- 5 with a current operation.

17. (Canceled)

- 1 18. (Previously Presented) The method of claim 11 wherein the
- 2 function that branches and the function that is optimized for the
- 3 configured settings comprise functions with identical function
- 4 signatures.

19. (Canceled)

(Currently Amended) A method for achieving high-performance 1 2 hardware abstraction, comprising: 3 creating a reference to a logical resource that is associated with a corresponding physical resource; 4 associating with the logical resource one or more private 5 states that represents the most recently configured 6 settings of the logical resource; and 7 8 а plurality of functions that facilitate communication between the physical resource and an 9 algorithm, wherein the plurality of functions comprises 10 configuration functions that pre-compute and store 11 12 register values and algorithm settings and wherein the 13 configuration functions comprise a function that selects and stores an address of a function that is optimized for 14 15 a current operation.

21 to 30. (Canceled)